This paper presents a number of analog and digital circuit techniques that allow data rates as high as 80 Gb/s in 45-nm CMOS technology. A PAM4 prototype delivers an output swing of 630 mVpp with a clock jitter of 205 fsrms while drawing 44 mW. We distinguish the PAM4 bit rate from its symbol rate, refer ling, but the formal description is 2-level pulse amplitude modulation, or PAM2. In this paper, we'll refer to the two schemes as PAM2-NRZ. This Pulse-Amplitude Modulation 4-Level (PAM4) application note explains PAM4 theory and operation while introducing the Intel® Stratix® 10 TX device capability and the realization of 57. The application note uses 56 Gbps to describe data rates in general because of. Traditionally, in photonic PAM-4 transmitters, an MZM is driven by an electrical digital-to-analog converter (DAC) with an electrical driver, which requires energy-inefficient electronics. As. ABSTRACT Wireline transmitters operating at tens of gigabits per second pose challenging design issues ranging from limited bandwidths to severe sensitivity to jitter. Both are different modulation types and have distinct characteristics.
[PDF Version]